

APPLICATION FOR LETTERS PATENT
OF THE UNITED STATES

KilHo Lee
Citizen of South Korea

Woo-Tag Kang
Citizen of South Korea

Rajesh Rengarajan
Citizen of India

TITLE OF INVENTION: FORMATION OF DUAL WORK FUNCTION GATE ELECTRODE

TO WHOM IT MAY CONCERN, THE FOLLOWING IS
A SPECIFICATION OF THE AFORESAID INVENTION

**FORMATION OF DUAL WORK FUNCTION
GATE ELECTRODE**

5

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a method for forming p-type doped
10 gate electrodes during manufacture of CMOS semiconductor
structures without boron penetration into the channel region and
without boron depletion near the gate oxide.

15 2. Description of The Related Art

It is known that, in forming a gate on a substrate during
manufacturing of a semiconductor device, large grain poly-silicon
is used as the gate material. However, due to the fact that the
surface of the layer formed by the large grain poly-silicon is
20 rough because of the size of the grain, UV exposure light is
scattered upon patterning the poly-silicon layer to form gates.
Unfortunately, when this happens, the critical dimension of the
gate is extremely difficult to control and uniformity of the gate
cannot be obtained.

25 To resolve this problem in the conventional method of
manufacturing semiconductor devices, amorphous silicon (a-Si) is
employed as the gate material on a substrate. Because the
surface of the layer formed by an a-Si is far smoother than that
of large-grain poly-silicon, satisfactory critical dimension and
30 uniformity of the gate maybe obtained. Nevertheless, in later
thermal processes, the a-Si re-crystallizes at elevated
temperatures to form large-grain poly-silicon. The formation of
large-grain poly-silicon produces a channeling effect at the
interface between the poly-silicon gate and the gate oxide layer.

This channeling effect causes penetration of conductive ions i.e. p-type ion dopants, such as the boron ion, through the large-grain poly-silicon into the gate oxide.

U.S. Patent 6,221,744 B1 disclose a method for forming a 5 gate on a substrate during manufacturing of a semiconductor device. The process comprises:

forming a gate oxide layer on the substrate;

forming a polysilicon layer on the gate oxide layer;

10 forming an amorphous silicon layer on the polysilicon layer, wherein the amorphous silicon layer includes grains defining a plurality of first sizes;

defining the amorphous silicon layer and the polysilicon layer to form a gate structure; and

15 converting a first part of the grains of the amorphous silicon layer to polysilicon grains defining a plurality of second sizes so as to form a grain boundary between the amorphous silicon layer and the polysilicon layer, wherein each second size is smaller than the first size of the amorphous silicon layer grain.

20 Gate and field effect transistors including amorphous impurity layers are disclosed in U.S. Patent 6,159,810. These gate electrodes for integrated circuit field effect transistors are fabricated by forming a polysilicon layer on a gate insulating layer, forming an amorphous impurity layer on the 25 polysilicon layer, and forming an amorphous silicon layer on the amorphous impurity layer.

More specifically, a polysilicon layer 15 is formed on the gate insulating layer 13. The polysilicon layer may be doped with an n-type impurity, such as arsenic or phosphorus, or a p-type impurity such as boron. In FIG. 4, an amorphous impurity 30 layer 17 is formed on the polysilicon layer 15 . . . The amorphous impurity layer 17 may be formed using plasma processing, ion implantation and/or other techniques. Then, as

D96865
20

shown in FIG. 5, an amorphous silicon layer 19 is formed on the amorphous impurity layer 17 . . . Then, referring back to FIG. 2, the amorphous impurity layer 17 and the amorphous silicon layer 19 are converted into a polysilicon gate electrode having a first 5 surface 201a adjacent the gate insulating layer 113, a second surface 201b opposite the gate insulating layer and a buried doped layer within the polysilicon gate electrode that is spaced apart from the first and second surfaces thereof. During this conversion, dopants in the amorphous impurity layer 117 may diffuse upward and downward into the polysilicon gate electrode 10 201, to form a doping profile that peaks within the polysilicon gate electrode 201." (col. 5, line 24-col. 6, line 4).

U.S. Patent 5,278,096 disclose a gate formation method with an undoped poly-silicon layer.

Formed upon polysilicon layer 15 is tungsten silicide layer 17 . . . Layer 17 is desirably formed by sputtering . . . The sputtering process produces a comparatively amorphous layer (col. 2, lines 18-27). Layer 19 is formed upon layer 17. Layer 19 may be any dielectric formed at a sufficiently low temperature to prevent crystallization of silicide layer 17 . . . Reference numeral 23 denotes an implantation species which may be, typically, elemental boron . . . [T]he peak of the implantation dosage is near the top surface of silicide layer 17 in the as-implanted stage. Little boron penetrates into polysilicon layer 25 15. After the implantation is performed, an annealing step, typically 30 minutes at approximately 900°C., is performed. The annealing step drives boron dopant from silicide 17 into polysilicon layer 15." (col. 2, line 33-col. 3, line 2).

A method of manufacturing a CMOS semiconductor device is 30 disclosed in U.S. Patent 5,464,789. The method includes: forming a polysilicon film over a gate oxide film, forming a film of an amorphous material over the polysilicon film, and

implanting boron atoms into the polysilicon film through the film of amorphous material.

In the aggressive scaling of CMOS devices to smaller feature sizes wherein there is the requirement of the use of surface-channel pMOSFET to minimize the short-channel effect to improve device performance, wherein a p-type doped gate electrodes must inevitably be used to realize the surface-channel pMOSFET, and wherein formation of p-type doped gate electrodes is very difficult due to severe boron penetration into the channel region during subsequent high-thermal processes, and wherein to suppress boron penetration low thermal processing is required but leads to boron depletion near the gate oxide, there is a need to devise a process wherein a p-type doped gate electrode may be formed without boron penetration into the channel region and without boron depletion near the gate oxide.

SUMMARY OF THE INVENTION

One object of the present invention is to provide a dual work function gate electrode for a CMOS semiconductor structure in which there is no boron penetration into the channel region and in which there is no boron depletion near the gate oxide.

Another object of the present invention is to provide a process for making a dual work function gate electrode CMOS semiconductor structure with p-type doped electrodes wherein, during the manufacturing process, there is substantial suppression of boron penetration onto the channel region without depletion of boron near the gate oxide.

A further object of the present invention is to provide a process for manufacturing dual work function gate electrode CMOS semiconductor structures with p-type doped electrodes without encountering severe boron penetration into the channel region

during subsequent thermal processes and with elimination of the depletion of boron near the gate oxide.

In general, the invention process is accomplished by: forming an oxide layer over a channel for a nMOS transistor and 5 over a channel for a pMOS transistor; depositing undoped polysilicon (poly-Si) over the oxide layers; forming an amorphous silicon (a-Si) layer (either by heavy ion implantation -1 to convert an upper part of the poly-Si layer to a-Si or depositing a-Si directly over the poly-Si; masking the pMOS site and 10 implanting arsenic into the a-Si of the nMOS site; masking the nMOS site and implanting boron into the a-Si of the pMOS site after affecting heavy implantation -2; and performing laser annealing sufficient to melt at least a portion of the a-Si, but insufficient to melt the poly-Si region to convert the a-Si into poly-Si, thereby alleviating boron depletion near the gate oxide layer while avoiding boron penetration into the channel region.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

FIG. 1 is a simplified cross sectional configuration of a CMOS showing the step of gate oxidation over a channel for a nMOS transistor and over a channel of a pMOS transistor.

FIG. 2 depicts a simplified cross sectional CMOS configuration showing a second step in the invention process in 25 which there is deposition of undoped polysilicon over the oxide layers of FIG. 1.

FIG. 3 depicts formation of an amorphous a-Si layer in at least two different ways: heavy ion implantation -1 to convert an upper part of the Poly-Si layer to a-Si or deposition of a-Si 30 directly over the poly-Si; masking the p-MOS site and implantation of arsenic into the a-Si of the nMOS site.

FIG. 4 depicts the steps of masking of the nMOS site, heavy implantation -2 and boron implantation into the a-Si of the pMOS site only.

5 FIG. 5 depicts laser annealing at an energy level sufficient to melt at least a portion of a-Si but insufficient to melt the poly-Si, resulting in no gate oxide damage because of lack of poly-Si melting.

FIG. 6 depicts the nMOS and pMOS sites of the CMOS structure after laser annealing.

10

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT OF THE INVENTION

As mentioned, the invention process is a method of forming CMOS structures of p-type doped gate electrodes without boron penetration into the channel region and without boron depletion near the gate oxide region using laser annealing at an energy level sufficient to melt at least a portion of a-Si but insufficient to melt the poly-Si.

In this regard, reference is now made to FIG. 1 which depicts a simplified cross sectional configuration of a CMOS showing the step of gate oxidation over a channel for a nMOS transistor and over a channel of a pMOS transistor, in the formation of a dual work function gate electrode using bi-layer (a-Si/poly-Si), implant, and laser annealing. The gate oxidation layer of oxide 10 is deposited on each nMOS and pMOS site.

Thereafter, as may be seen in FIG. 2, an undoped poly-Si layer 11 is deposited on the oxide layer 10. Preferably, the undoped poly Si deposition is between 500~3000 Å.

30 In FIG. 3 an amorphous silicon (a-Si) layer is next deposited by use of Ge, Si or any other heavy ion implantation followed by arsenic implantation into the a-Si region only.

More specifically, in FIG. 3, the a-Si layer 12 is formed by Ge implantation (maybe Si or any other heavy ion implantation -

1), and followed by arsenic implantation so that, while utilizing a mask 13 to mask the pMOS site, arsenic implantation is affected into the a-Si region only. After formation of the a-Si layer, the remaining Poly-Si thickness will be between 50~200Å. The
5 implantation conditions for FIG. 3 are as follows:

- (1) Ge implant conditions: Ge/30~300keV/1E14~5E14
- (2) Si implant conditions: Si/15 keV ~ 150 keV/ 5E14~1E15
- (3) Arsenic implant conditions: As/10~150 keV/1E14~3E15)

Next, as can be seen from FIG. 4, a -Si implantation is
10 formed by use of Ge or Si or any other heavy implantation -2 by first masking the nMOS site with a mask 14 during the heavy implantation -2 and affecting boron implantation into the a-Si layer or region 12 only. In the context of the invention, the boron concentration range implanted into the a-Si region will range from about $1 \times 10^{19} \text{ cm}^{-3}$ to about $5 \times 10^{20} \text{ cm}^{-3}$.
15

Implantation conditions in FIG. 4 prior to boron implantation are as follows:

- (1) Ge implant conditions: Ge/30~300keV/1E14~5E14
- (2) Si implant conditions: Si/15 keV ~ 150 keV/ 5E14~1E15

Following boron implantation, laser annealing as shown by the downward pointing arrows in FIG. 5 is utilized for a sufficient period of time and at an energy level sufficient to melt at least a portion 15 of the a-Si level but insufficient to melt the poly-Si layer 12. Accordingly, no gate oxide damage is
25 occasioned because there is no poly-Si melted.

The laser annealing energy level sufficient to melt at least a portion of a-Si but insufficient to melt the poly-Si will range from about 0.3 J/cm^2 to about 0.7 J/cm^2 . If the laser annealing energy level is beyond this range, there will either be: below
30 the lower energy level range, no melting of any portion of the a-Si; and beyond the upper energy level range, too much melting of the a-Si to the point where the poly-Si will also be melted, thereby causing the degradation of gate oxide quality.

Continuing with FIG. 5, it should be noted that laser duration is with 40 ns (nanosecond) ~ 80 ns pulse, and that the laser annealing step is therefore affected for an extremely short-time anneal, thereby giving rise to substantially no penetration of the dopant into the poly-Si and channel regions. Since boron depletion near the gate oxide site is a serious problem during aggressive scaling of CMOS devices to smaller feature sizes, it has been found, in the context of the invention process that depletion may also be controlled by adjusting the original thickness of the a-Si by either the Ge or Si implantation step. To suppress depletion phenomenon, the original a-Si as thick as possible and the remaining poly-Si is made as thin as possible), so that dopants in gate electrode are very close to gate oxide interface.

As may be seen from FIG. 6 following laser annealing total melting of the a-Si to obtain polysilicon 96 in FIG. 5, since most of dopants are activated, dopant diffusion by subsequent thermal cycles is minimized (no penetration of dopants into the channel region), however the minimized dopant diffusion is enough to dope the remaining poly-Si because the poly-Si is thin.